ORA design BUILT - IN SELF - TEST FOR I / O BUFFERS IN FPGAS

نویسندگان

  • Sudheer Vemula
  • Charles Stroud
چکیده

A Built-In Self-Test (BIST) approach for the programmable Input/Output (I/O) buffers in Field Programmable Gate Arrays (FPGAs) is presented. The I/O buffers are tested for their various modes of operation along with their associated routing sources. A general BIST architecture, applicable to any FPGA, is presented along with the features and limitations of the approach. Experimental results are given for BIST configurations developed to test the I/O buffers in Atmel AT40K series FPGAs and associated with the FPGA core of Atmel AT94K series System-on-Chip (SoC). 1

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

System-Level BIST for Programmable I/O Cells in FPGAs and SoCs

A Built-In Self-Test (BIST) approach is presented for system-level testing of the programmable Input/Output (I/O) buffers in Field Programmable Gate Arrays (FPGAs) and configurable System-on-Chip (SoC). We discuss implementation methods for the BIST approach, including parameterized VHDL and FPGA-specific hardware design description languages. The fault detection capabilities and limitations of...

متن کامل

Built-in Self-test of Programmable I/o Cells in Virtex-4 Fpgas

A Built-in Self-test (BIST) approach is presented for testing the programmable I/O cells in Field Programmable Gate Arrays (FPGAs). Using this approach, three BIST architectures and a total of 78 BIST configurations were developed to test the I/O cell logic resources and I/O buffers in all modes of operation in Xilinx Virtex-4 FPGAs. Each BIST configuration is valid for both bonded and unbonded...

متن کامل

A Built-In Self-Test (BIST) system with non-intrusive TPG and ORA for FPGA test and diagnosis

0026-2714/$ see front matter 2012 Elsevier Ltd. A http://dx.doi.org/10.1016/j.microrel.2012.09.013 Abbreviations: BIST, Built-In Self-Test; CLB, configu under test; D-FF, D flip-flop; EDA, electronic desig programmable gate array; IOB, input/output block; I integrated software environment; JTAG, joint test acti MVP, module verification platform; ORA, output respo component interface express; PI...

متن کامل

An Output Response Analyzer Circuit for ADC Built-in Self-Test

In this paper, a structure of the output response analyzer (ORA) circuit for analog-to-digital converters (ADCs) built-in self-test (BIST) is presented. The ADC static parameters, i.e., offset error, gain error, and nonlinearity errors, are directly obtained from the sine-wave histogram test. Then, the obtained static parameters are related to estimate the degradation of signal-to-noise ratio (...

متن کامل

Embedded Soft-Core Processor-Based Built-In Self-Test of Field Programmable Gate Arrays

.......................................................................................................................................... ii Acknowledgments.......................................................................................................................... iv List of Tables ......................................................................................................

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005